schizoidman@lemmy.ml to

RISC-V@lemmy.mlEnglish · 11 months ago

Ventana's 192-Core RISC-V CPU Takes Aim At AMD Epyc Genoa And Bergamo | Tom's Hardware

www.tomshardware.com

0

1

Ventana's 192-Core RISC-V CPU Takes Aim At AMD Epyc Genoa And Bergamo | Tom's Hardware

www.tomshardware.com

schizoidman@lemmy.ml to

RISC-V@lemmy.mlEnglish · 11 months ago

0

Ventana's 192-Core RISC-V CPU Takes Aim At AMD Epyc Genoa And Bergamo

www.tomshardware.com

Chiplets and double the cores

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
1 user / week
1 user / month
1 user / 6 months
0 local subscribers
692 subscribers
61 Posts
0 Comments
Modlog

mods:
testman@lemmy.ml